INTRODUCTION
A new structures of the Metal Oxide Semiconductor Field Effect Transistor (MOSFET) are being extensively investigated because of the used structure of MOSFET approaches its down-scaling limits. The FinFET was one of these new MOSFETs, this FinFET has attracted broad interests of investigators in semiconductor industry fields as well as in research centers. [1] - [3] .
In general, the embedded electronics applications are the best example for using the semiconductor temperature sensor [4] . The temperature sensors based on transistor are designed depending on the temperature effect on the output characteristics (current-voltage curves) of the transistor [5] [6] [7] [8] . The bipolar junction transistor used as a temperature sensor by connecting the collector and base together, this will use a transistor in diode mode. While the MOSFET used as a temperature sensor by connecting the gate with either source or drain.
Electronic devices (like diodes, transistors, capacitors and resistors) in nano dimension attracting important interests of the semiconductor industry due to the drive for nano dimension electronic circuits. The performance of these new devices, with wide new applications, will be depended on the characteristics of these devices in nano-dimensions. New more powerful computer chips generation with ultra-small transistors could be more reliable in the near future after extra investigations by researchers for these tiny structures. The fabrication of Field Effect Transistors in nano dimensions with new structures is still a technology under development that requires further innovations before challenging state-of-the-art MOSFETs.
The simulation of electronics devices is becoming increasingly important to understand device physics in depth, simulation tools will be used in this research to examine the limitation of performance of FinFET structure. Experimental work could be supported by simulation tools to accelerate the development of FETs in nano dimensions [9] [10] . Using simulation tools could also identify their strengths and weaknesses, reduce devices cost, and demonstrate their scalability down to the nm-range [11] [12] .
II. SIMULATION AND RESULTS
The effects of temperature on nanowire transistor's I-V characteristics will investigate using the simulation tool (MuGFET). The MuGFET [13] simulation tool developed and designed at US-Purdue University. The MuGFETsimulation tool was designed for FET structure in nano dimensions. Researchers that use this simulation tool (MuGFET) can choose either PADRE or PROPHET simulators and both (PADRE and PROPHET) are developed in Bell Laboratories. The PROPHET simulation tool is a solver for partial differential equation with 1, 2, or 3 dimensions. The PADRE simulation tool is a device-oriented simulator for 2D or 3D device with arbitrary geometry [13] . This software is supplied many helpful characteristic curves for FETs for researchers and deep understanding of device physics. The MuGFET simulation tool also helps to get self-consistent solutions to the Poisson and drift-diffusion equation [13] . MuGFET is used to simulate ballistic transport in the calculation of the characteristics for FinFET (Figure 1 ) [14] . , channel length= 45nm and Oxide thickness=2.5nm. The gate leakage current for a FinFET transistor has no effect on the Id current with these dimensions [15] . The transfer (Id-Vg) characteristics of FinFET with Si, Ge, GaAs and InAs as a semiconductor illustrated in Figures 2, 3, 4 and 5 respectively at drain voltage (Vd=1V) with different values of working temperature (-25, 0, 25, 50, 75, 100, and 125 o C) for all types of channel. It can be noted that the higher current happens to InAs channel and the lowest with Si and for all types of channels the current increased with increasing temperature. 1.E-06
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1.E-05 Figure 10 represents the effect of temperature on ION/IOFF, which is one of the most important parameters for using MOSFETs in digital circuits. The ION/IOFF ratio is closely related to Id−Vg characteristics. ION/IOFF versus working temperature is shown in Figure 10 . As in Figure 10 , the highest value of ION/IOFF occurs at -25 o C and then decreases exponentially. For many electronic circuit applications such as amplifiers and digital circuits, the best ION/IOFF current ratio is at the highest value. 
